High-Efficiency Operation Verified — Trinita® 1-Stage RISC-V Processor Implemented on Efinix® Trion® T20 (SMIC 40nm)

UNO Laboratories verified high-efficiency operation of the Trinita® 1-stage RISC-V processor implemented on Efinix® Trion® T20 BGA256 FPGA (SMIC 40nm process). This marked the first verified implementation of the Trinita® core on an Efinix® FPGA.

Back to Topics
R&D, EnglishMasami FukushimaRISC-V, FPGA, Trinita, Efinix, Sapphire SoC